Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

ci: add float and double extension test to CI #470

Closed
wants to merge 6 commits into from
Closed

ci: add float and double extension test to CI #470

wants to merge 6 commits into from

Conversation

jamesbeyond
Copy link
Collaborator

Description

This PR added F and D extension tests to CI, increased CI coverage.

Related Issues

N/A

Ratified/Unratified Extensions

  • Ratified
  • [ ] Unratified

List Extensions

List the extensions that your PR affects. In case of unratified extensions, please provide a link to the spec draft that was referred to make this PR.

Reference Model Used

  • SAIL
  • Spike

Mandatory Checklist:

  • All tests are compliant with the test-format spec present in this repo ?
  • Ran the new tests on RISCOF with SAIL/Spike as reference model successfully ?
  • [ ] Ran the new tests on RISCOF in coverage mode
  • [ ] Link to Google-Drive folder containing the new coverage reports (See this for more info): < SPECIFY HERE >
  • [ ] Link to PR in RISCV-ISAC from which the reports were generated : < SPECIFY HERE >
  • [ ] Changelog entry created with a minor patch

Optional Checklist:

  • [ ] RISCV-V CTG PR link if tests were generated using it : < SPECIFY HERE >
  • [ ] Were the tests hand-written/modified ?
  • [ ] Have you run these on any hard DUT model ? Please specify name and provide link if possible in the description
  • [ ] If you have modified arch_test.h Please provide a detailed description of the changes in the Description section above.

@@ -1,11 +1,11 @@
hart_ids: [0]
hart0:
ISA: RV32IMCZicsr_Zifencei
ISA: RV32IMCFDZicsr_Zifencei
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

ISA string should be RV32IMFDCZicsr_Zifencei, C appears after F and D in RISC-V ISA config strong.

@@ -1,11 +1,11 @@
hart_ids: [0]
hart0:
ISA: RV64IMCZicsr_Zifencei
ISA: RV64IMCFDZicsr_Zifencei
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

ISA string should be RV64IMFDCZicsr_Zifencei, C appears after F and D in RISC-V ISA config strong.

Signed-off-by: Qinghao Shi <[email protected]>
Signed-off-by: Qinghao Shi <[email protected]>
@jamesbeyond jamesbeyond closed this by deleting the head repository Jun 17, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants