Skip to content

Issues: openhwgroup/cva6

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

190 Open 859 Closed
190 Open 859 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

timing loop warning when synthesis Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2557 opened Oct 21, 2024 by hhhsiang
1 task done
[BUG] RVFI agent & tandem mode simulation performance degradation Component:SpikeTandem Issue that impacts Spike Tandem operation CV32A60AX Part: Application configuration (former "step1") Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2556 opened Oct 17, 2024 by AnouarZajni
1 task done
@zchamski
[BUG][online docs] Broken links in top-level README.md Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2554 opened Oct 17, 2024 by zchamski
1 task done
@valentinThomazic
[BUG] error when synthesis Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2544 opened Oct 14, 2024 by hhhsiang
1 task done
5
[BUG] <Error in Makefile> Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2542 opened Oct 11, 2024 by Hasan0712
1 task done
1
Error generating fpga bitsream Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2535 opened Oct 7, 2024 by daksith
1 task done
4
[BUG] VERILATOR_INSTALL_DIR is not set proprely in setup-env.sh Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2534 opened Oct 7, 2024 by Mabdalshakour
1 task done
@valentinThomazic
[BUG] Spike tandem simulation not working as expected with the Verilator Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2526 opened Oct 4, 2024 by jason23g
1 task done
4
AXI-4 Protocol for AMO
#2525 opened Oct 4, 2024 by Arhum-Ahmed
2
Lockstep co-simulation
#2510 opened Sep 24, 2024 by jason23g
4
[BUG] Jump to Misaligned Address Fails to Trigger Exception Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2505 opened Sep 22, 2024 by riscv914
1 task done
@ASintzoff
1
[BUG] Improper setting of fcsr flag after executing feq.s on an invalid NaN-boxed value notCV32A65X It is not an CV32A65X issue PARAM:FPU Issue depends on the FPU parameter Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2504 opened Sep 20, 2024 by riscv914
1 task done
2
[BUG] : mip.MSIP and mie.MSIE are read-only zeros CV32A65X Part: Embedded configuration Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2500 opened Sep 12, 2024 by AyoubJalali
1 task done
@JeanRochCoulon @ASintzoff
5
assertion failed for bresp
#2497 opened Sep 9, 2024 by dvusingh
@AEzzejjari
3
Ariane bitstream generation issue notCV32A65X It is not an CV32A65X issue Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2492 opened Sep 4, 2024 by HajraKamran
1 task done
1
CVA6 Pulp Platform issue notCV32A65X It is not an CV32A65X issue Status:Stale Issue or PR is stale and hasn't received any updates.
#2489 opened Sep 3, 2024 by dvusingh
3
CVA6 synthesis Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2487 opened Aug 31, 2024 by hhhsiang
1 task done
8
[TASK] zephyr RTOS support on Ariane SDK notCV32A65X It is not an CV32A65X issue
#2480 opened Aug 30, 2024 by WorldofJARcraft
1 task done
@jquevremont
5
[BUG] PMP benchmark/test is broken Component:Verif For issues in the verification environment or test cases (e.g. for testbench, C code, etc.) CV32A65X Part: Embedded configuration CV64A6 Part: 64bits configuration Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2470 opened Aug 27, 2024 by Moschn
1 task done
2
[BUG] CVA6 core throw Store Address Misaligned while address for Load-Reserved is misaligned notCV32A65X It is not an CV32A65X issue PARAM:AMO Atomic extension Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2455 opened Aug 19, 2024 by riscv914
1 task done
1
[BUG] tval contain wrong value in case of breakpoint notCV32A65X It is not an CV32A65X issue Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2451 opened Aug 16, 2024 by riscv914
1 task done
[BUG] Incorrect handling of NaN-boxed value for Single-Precision Floating-Point SQRT notCV32A65X It is not an CV32A65X issue PARAM:FPU Issue depends on the FPU parameter Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2450 opened Aug 15, 2024 by riscv914
1 task done
[BUG] Wrong behavior for handing Invalid NaN-boxed for Single-Precision Floating-Point division notCV32A65X It is not an CV32A65X issue PARAM:FPU Issue depends on the FPU parameter Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2449 opened Aug 14, 2024 by riscv914
1 task done
How to bring printf support in simulation environment ? notCV32A65X It is not an CV32A65X issue Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2426 opened Jul 31, 2024 by isaar-ahmad
1 task done
4
Define Memory Access Type Component:RTL For issues in the RTL (e.g. for files in the rtl directory) Component:Verif For issues in the verification environment or test cases (e.g. for testbench, C code, etc.) PARAM:AXI AXI
#2416 opened Jul 29, 2024 by AEzzejjari
1 task done
@cfuguet
7
ProTip! Adding no:label will show everything without a label.