Verilog: fix for synthesis of continuous assignments

Verilog: fix for synthesis of continuous assignments #1508