Skip to content
Syntactic checks

Verilog: fix for synthesis of continuous assignments #1505

Sign in to view logs

Verilog: fix for synthesis of continuous assignments

Verilog: fix for synthesis of continuous assignments #1505

Run time

Learn about OS pricing on GitHub Actions
Job Run time
check-clang-format
1m 21s
1m 21s