Skip to content

Releases: riscv-software-src/riscv-ctg

0.12.2

03 May 04:59
0b97b3d
Compare
Choose a tag to compare
  • Add Zfa support.

0.12.1

28 Feb 12:05
b4513e6
Compare
Choose a tag to compare
  • Fix test.yml

0.12.0

22 Feb 13:02
41d184b
Compare
Choose a tag to compare
  • Update generator.py to take care of hard coded register testcases only if a hard coded register is assigned in the op_comb node of a coverpoint of an instruction.
  • Add hardcoded register testcases to dataset.cgf and rv32im.cgf
  • Define rs1_val_data for c.ldsp in imc.yaml
  • Update "opcode" to "mnemonics" in the cgf files
  • Delete main.yml
  • Update test.yml for CI
  • Define rs1_val_data for instructions from zicfiss.cgf in template.yaml
  • Add "warning" in the verbose definition
  • Add unratified Zicfiss extension
  • Add unratified Zicfilp extension
  • Add corner case of division for division operations for RV64
  • Fix csr_comb to write test information
  • Add unratified Zaamo subcomponent of A extension
  • Add unratified B extension
  • Fix issues with csr_comb
  • Minor fix in kslraw.u in rv32ip
  • Fix incorrect 'sig:' entry in aes32dsi in template.yaml
  • Add sig and sz for instructions in template.yaml
  • Minor change of rd definition in c.lui in rv32ec
  • Minor fix in rv32i_k
  • Add rs1_val_data, rs2_val_data, imm_val_data for instructions in template.yaml
  • Comment xlenlim out of val_comb in rv32i_b, rv64i_b
  • Fix the formats of leading_ones, leading_zeros, trailing_ones, trailing_zeros for instructions in rv32i_b, rv32e_b
  • Add op_comb for instructions in rv32i_zcb
  • Add rs1_val_data for instructions in imc.yaml
  • Add op_comb and val_comb for instructions in rv32ic, rv64ic, rv32ec
  • Add corner case of division for division operations for RV32
  • Comment print statements out from generator.py
  • Fix whitespaces on empty lines in yaml template files.
  • Add unratified Zabha extension
  • Add support for unratified Zcmop extension
  • Add support for unratified Zimop extension
  • Add missing coverage for hard coded register testcases
  • Updated CONTRIBUTING.rst to capture the new git strategy adopted to follow a monthly release cadence.
  • Add Zifencei, Bit Manipulation and Privilege tests cgf files for RV32E
  • Add unratified Zacas extension
  • Add support for standard Atomic(A) extension

0.11.1

16 Aug 09:48
95bec38
Compare
Choose a tag to compare
  • Fixed hex values handling for K extensions
  • Fixed set indexing error during opcomb gen
  • Fixed whitespaces on empty lines in yaml template files.

0.11.0

09 Apr 20:17
6c38f9a
Compare
Choose a tag to compare
  • Added support for csr_comb test generation

0.10.4

04 Apr 05:12
3208c42
Compare
Choose a tag to compare
  • Adding Zicond support

0.10.3

25 Nov 04:36
9d3cd14
Compare
Choose a tag to compare
  • Fixed canary definition

0.10.2

20 Oct 08:11
0d811b4
Compare
Choose a tag to compare
  • Fixed use of lowercase LI.
  • Fixed correctval to ?? in comments.
  • Fixed sw to SREG for K tests.
  • Added canaries and signature boundary labels.

0.10.1

20 Oct 07:31
656886a
Compare
Choose a tag to compare
  • Added support for evaluating derived fields for evaluating coverpoints using the instruction object class

0.10.0

07 Sep 11:29
a5d2981
Compare
Choose a tag to compare
  • Added support for bitmanip and crypto scalar coverpoint test generation