[backport-ncs2.6][nrf fromtree] drivers: pinctrl_nrf: Configure QSPI IO3 pin as output… #1628
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
anangl
changed the title
nika-nordic
approved these changes
Apr 15, 2024
anangl
force-pushed
the
fix_qspi_io3_gpio_cfg_ncs26
branch
from
f53c74d to
f502c9e
Compare
anangl
changed the title
anangl
force-pushed
the
fix_qspi_io3_gpio_cfg_ncs26
branch
from
f502c9e to
3ff991c
Compare
|
Rebased. |
mariusz-nordicsemi
approved these changes
Apr 18, 2024
… set high ... so that the pin is kept in a defined state when the IO3 line is not controlled by the QSPI peripheral (when the peripheral is disabled or disconnected from the pin). The IO3 pin in Quad SPI flash chips usually has dual functionality - it is an I/O line when the chip is configured to work in Quad (4 I/O) mode and it is a HOLD# or RESET# line when the chip is configured to work in non-Quad (2 I/O) mode. In the latter case, it is important that the line is kept in the inactive (high) state, otherwise communication with the chip may be disrupted (and this actually happens when e.g. the spi_flash sample is used on a brand new nRF5340 or nRF52840 DK - the nrf_qspi_nor driver fails to initialize and the sample just ends up with the "mx25r6435f@0: device not ready" message). This commit addresses the problem in the same way that it was done for the CSN line in commit 6d8172f. Signed-off-by: Andrzej Głąbek <[email protected]> (cherry picked from commit 2f44266)
anangl
force-pushed
the
fix_qspi_io3_gpio_cfg_ncs26
branch
from
3ff991c to
fecb6f4
Compare
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
… set high
... so that the pin is kept in a defined state when the IO3 line is not controlled by the QSPI peripheral (when the peripheral is disabled or disconnected from the pin).
The IO3 pin in Quad SPI flash chips usually has dual functionality - it is an I/O line when the chip is configured to work in Quad (4 I/O) mode and it is a HOLD# or RESET# line when the chip is configured to work in non-Quad (2 I/O) mode. In the latter case, it is important that the line is kept in the inactive (high) state, otherwise communication with the chip may be disrupted (and this actually happens when e.g. the spi_flash sample is used on a brand new nRF5340 or nRF52840 DK - the nrf_qspi_nor driver fails to initialize and the sample just ends up with the "mx25r6435f@0: device not ready" message).
This commit addresses the problem in the same way that it was done for the CSN line in commit 6d8172f.
Signed-off-by: Andrzej Głąbek [email protected]
Upstream PR: zephyrproject-rtos/zephyr#71373