Skip to content

Commit

Permalink
Browse files Browse the repository at this point in the history
  • Loading branch information
xtofalex committed Sep 26, 2024
2 parents 9cc733e + e58a24f commit 8b9add4
Show file tree
Hide file tree
Showing 51 changed files with 3,298 additions and 3,158 deletions.
28 changes: 0 additions & 28 deletions flow/Makefile
Original file line number Diff line number Diff line change
Expand Up @@ -711,13 +711,7 @@ endef
#-------------------------------------------------------------------------------
$(eval $(call do-step,2_1_floorplan,$(RESULTS_DIR)/1_synth.v $(RESULTS_DIR)/1_synth.sdc $(TECH_LEF) $(SC_LEF) $(ADDITIONAL_LEFS) $(FOOTPRINT) $(SIG_MAP_FILE) $(FOOTPRINT_TCL),floorplan))

# STEP 2: IO Placement (random)
#-------------------------------------------------------------------------------
ifeq ($(IS_CHIP),1)
$(eval $(call do-copy,2_2_floorplan_io,2_1_floorplan.odb,$(IO_CONSTRAINTS)))
else
$(eval $(call do-step,2_2_floorplan_io,$(RESULTS_DIR)/2_1_floorplan.odb $(IO_CONSTRAINTS),io_placement_random))
endif

# STEP 3: Timing Driven Mixed Sized Placement
#-------------------------------------------------------------------------------
Expand All @@ -729,11 +723,7 @@ $(eval $(call do-step,2_4_floorplan_macro,$(RESULTS_DIR)/2_3_floorplan_tdms.odb

# STEP 5: Tapcell and Welltie insertion
#-------------------------------------------------------------------------------
ifeq ($(TAPCELL_TCL),)
$(eval $(call do-copy,2_5_floorplan_tapcell,2_4_floorplan_macro.odb))
else
$(eval $(call do-step,2_5_floorplan_tapcell,$(RESULTS_DIR)/2_4_floorplan_macro.odb $(TAPCELL_TCL),tapcell))
endif

# STEP 6: PDN generation
#-------------------------------------------------------------------------------
Expand Down Expand Up @@ -768,13 +758,7 @@ place: $(RESULTS_DIR)/3_place.odb \
#-------------------------------------------------------------------------------
$(eval $(call do-step,3_1_place_gp_skip_io,$(RESULTS_DIR)/2_floorplan.odb $(RESULTS_DIR)/2_floorplan.sdc $(LIB_FILES),global_place_skip_io))

# STEP 2: IO placement (non-random)
#-------------------------------------------------------------------------------
ifeq ($(IS_CHIP),1)
$(eval $(call do-copy,3_2_place_iop,3_1_place_gp_skip_io.odb,$(IO_CONSTRAINTS)))
else
$(eval $(call do-step,3_2_place_iop,$(RESULTS_DIR)/3_1_place_gp_skip_io.odb $(IO_CONSTRAINTS),io_placement))
endif

# STEP 3: Global placement with placed IOs, timing-driven, and routability-driven.
#-------------------------------------------------------------------------------
Expand Down Expand Up @@ -867,13 +851,7 @@ $(eval $(call do-step,5_1_grt,$(RESULTS_DIR)/4_cts.odb $(FASTROUTE_TCL) $(PRE_GL
#-------------------------------------------------------------------------------
$(eval $(call do-step,5_2_route,$(RESULTS_DIR)/5_1_grt.odb,detail_route))

# SEP 3: Filler cell insertion
# ------------------------------------------------------------------------------
ifeq ($(FILL_CELLS),)
$(eval $(call do-copy,5_3_fillcell,5_2_route.odb))
else
$(eval $(call do-step,5_3_fillcell,$(RESULTS_DIR)/5_2_route.odb,fillcell))
endif

$(eval $(call do-copy,5_route,5_3_fillcell.odb))

Expand Down Expand Up @@ -933,13 +911,7 @@ elapsed:
elapsed-all:
@$(UTILS_DIR)/genElapsedTime.py -d $(shell find $(WORK_HOME)/logs/$(PLATFORM)/*/*/ -type d)

# ==============================================================================

ifeq ($(USE_FILL),1)
$(eval $(call do-step,6_1_fill,$(RESULTS_DIR)/5_route.odb $(RESULTS_DIR)/5_route.sdc $(FILL_CONFIG),density_fill))
else
$(eval $(call do-copy,6_1_fill,5_route.odb))
endif

$(eval $(call do-copy,6_1_fill,5_route.sdc,,.sdc))

Expand Down
416 changes: 208 additions & 208 deletions flow/designs/asap7/ethmac_lvt/metadata-base-ok.json

Large diffs are not rendered by default.

6 changes: 3 additions & 3 deletions flow/designs/asap7/ethmac_lvt/rules-base.json
Original file line number Diff line number Diff line change
@@ -1,6 +1,6 @@
{
"synth__design__instance__area__stdcell": {
"value": 8504.41,
"value": 8453.47,
"compare": "<="
},
"constraints__clocks__count": {
Expand Down Expand Up @@ -32,7 +32,7 @@
"compare": "<="
},
"detailedroute__route__wirelength": {
"value": 591903,
"value": 681192,
"compare": "<="
},
"detailedroute__route__drc_errors": {
Expand All @@ -48,7 +48,7 @@
"compare": "<="
},
"finish__timing__setup__ws": {
"value": -90.04,
"value": -270.67,
"compare": ">="
},
"finish__design__instance__area": {
Expand Down
Loading

0 comments on commit 8b9add4

Please sign in to comment.