Add AIMer implementations(m4speed, m4stack) for all NIST security levels #361
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This is Cortex-M4 optimized AIMer implementations for all NIST security levels.
'm4speed' implementations are focused on fastest operations considering the 640kB SRAM of Nucleo-l4r5zi board.
'm4stack' implementations are focused on smallest stack usage while using the same assembly field arithmetic implementations of 'm4speed'.
For assembly language implementations of field multiplication and squaring operations, we collaborated with Prof. Hwajeong Seo(@solowal).
Sangyub Lee
AIMer team