Skip to content

Issues: enjoy-digital/litex

Feedback / Contribution / Support
#614 opened Jul 31, 2020 by enjoy-digital
Open
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

243 Open 583 Closed
243 Open 583 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

SoC range check boundary issue
#2114 opened Nov 4, 2024 by CKeilbar
1
Video-terminal has useable Funtion?
#2112 opened Nov 4, 2024 by 2jack5657
litex_sim hangs when adding a call to a function in libliteeth
#2110 opened Oct 30, 2024 by jersey99
Implementing reset comming from the CPU jtag
#2109 opened Oct 28, 2024 by Dolu1990
Stuck at "liftoff" when I try romboot
#2108 opened Oct 27, 2024 by Stars-Collector
Cant have multiple Instances of Custom VHDL core
#2107 opened Oct 26, 2024 by Haron123
1
UartLite as a separate module.
#2096 opened Oct 15, 2024 by mohammadshahidzade
2
Generated Verilog project can't work
#2091 opened Oct 8, 2024 by snowprogrammer
2
RFC: Etherbone address detection
#2085 opened Sep 28, 2024 by m-byte
2
Simulate SoC and communicate through UART
#2084 opened Sep 28, 2024 by Leopard777
3
SPI flash not working with the ECP5 when using the Lattice Diamond toolchain
#2072 opened Sep 16, 2024 by dwalton65
Spi flash quad read not working with the ulx3s
#2064 opened Sep 11, 2024 by dwalton65
2
TIMER0 Interrupt
#2062 opened Sep 6, 2024 by gcourchinoux
3
Vexriscv SMP interrupts not working with Zephyr
#2061 opened Sep 6, 2024 by lcomino64
6
Can't choose apicula as toolchain
#2054 opened Aug 31, 2024 by nerfur
2
SoCBusHandler.add_peripheral does not work answered-waiting-feedback
#2052 opened Aug 29, 2024 by jwise
1
UART Core using add_uart in soc.py, Rare Transmission Error on first byte of sequence
#2049 opened Aug 24, 2024 by Haron123
Multi-bit Tristate has only single OE pin, and does not emit errors if you give it a bus
#2038 opened Aug 12, 2024 by jwise
2
Documentation Mismatch in I2CMaster Regarding Output Enable Behavior in bitbang.py
#2037 opened Aug 12, 2024 by Haron123
11
There is something strange when build, please help to check.
#2032 opened Aug 5, 2024 by adonics
Memory initialization failed,(PicoRV32,FemtoRV-STANDARD) on digilent_cmod_a7 board
#2025 opened Jul 31, 2024 by Sudlor
Running Bare Metal application code on litex with cpu type rocket
#2010 opened Jul 8, 2024 by sramichetty20019
1
Error When Trying to Measure Time in C Language answered-waiting-feedback
#2008 opened Jul 8, 2024 by fzhwenzhou
2
[RFC] CSRBone or some MMIO debugging bridge
#2002 opened Jun 24, 2024 by FlyGoat
AXIDownConverter behaviour on sub-word accesses
#2000 opened Jun 23, 2024 by FlyGoat
3
ProTip! Type g i on any issue or pull request to go back to the issue listing page.