Skip to content
Syntactic checks

Verilog: zero_extend now considers genvar #1535

Sign in to view logs

Verilog: zero_extend now considers genvar

Verilog: zero_extend now considers genvar #1535

Triggered via pull request October 31, 2024 18:23
@kroeningkroening
opened #792
low1-fix
Status Success
Total duration 1m 26s
Artifacts –

syntax-checks.yaml

on: pull_request
check-clang-format
1m 17s
check-clang-format
Fit to window
Zoom out
Zoom in