Skip to content

Verilog: add classes, interfaces, packages to parse tree #1524

Verilog: add classes, interfaces, packages to parse tree

Verilog: add classes, interfaces, packages to parse tree #1524

Triggered via pull request October 25, 2024 13:43
Status Success
Total duration 1m 31s
Artifacts

syntax-checks.yaml

on: pull_request
check-clang-format
1m 21s
check-clang-format
Fit to window
Zoom out
Zoom in