Verilog: create_module
now returns verilog_module_sourcet
#1522
syntax-checks.yaml
on: pull_request
check-clang-format
1m 19s