riscv64: Support scalar-vector bitcasts #8692
Merged
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
👋 Hey,
This PR Implements lowerings for casting between scalar types and vector types. This is split between two implementations.
For i128 to 128bit vectors, we have lowerings that correctly split or join the high and low halves.
Additionally, the RISC-V backend fully supports smaller (and larger) vectors, so for vectors 64bit or smaller, we also implement single instruction lowerings to move Vectors to the X and F registers, and vice-versa.
Bitcasting between larger vectors types should already be supported, since we don't actually need to do anything to the register.
cc: #6104