Skip to content

A very simple and primitive SPI Master I wrote in VHDL

Notifications You must be signed in to change notification settings

Stefichen5/SPIMaster

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

4 Commits
 
 
 
 
 
 

Repository files navigation

SPIMaster

A very simple and primitive SPI Master I wrote in VHDL

I just invested a couple of hours in this. It is far from perfect but it works (for me). It is currently configured to use 8 bit-words with MSB first.

My method of verification: A cheap logic analyzer.

About

A very simple and primitive SPI Master I wrote in VHDL

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages