Apply review comments

SpinalHDL · Aug 24, 2023 · c5e1d50 · c5e1d50
1 parent 8d25a69
commit c5e1d50
Show file tree

Hide file tree

Showing 2 changed files with 5 additions and 10 deletions.
diff --git a/source/SpinalHDL/Data types/Int.rst b/source/SpinalHDL/Data types/Int.rst
@@ -3,10 +3,7 @@
 UInt/SInt
 =========
 
-Description
------------
-
-The ``UInt``/``SInt`` types are a vectors of bits interpreted as two's complement unsigned/signed integers.
+The ``UInt``/``SInt`` types are vectors of bits interpreted as two's complement unsigned/signed integers.
 They can do what ``Bits`` can do, with the addition of unsigned/signed integer arithmetic and comparisons.
 
 Declaration
@@ -445,8 +442,8 @@ Subdivide details
 """""""""""""""""
 
 Both overloads of ``subdivideIn`` have an optional parameter ``strict`` (i.e. ``subdivideIn(slices: SlicesCount, strict: Boolean = true)``).
-If ``strict`` is ``true`` an error will be raised if the input could not be divided evenly. If set to ``false`` the generated pieces may
-have varying size if necessary.
+If ``strict`` is ``true`` an error will be raised if the input could not be divided into equal parts. If set to ``false`` the last element may
+be smaller than the other (equal sized) elements.
 
 .. code-block:: scala
 
@@ -472,7 +469,6 @@ have varying size if necessary.
 Misc
 ^^^^
 
-The operations listed below that create hardware signals all create new signals.
 In contrast to the bit extraction operations listed above it's not possible
 to use the return values to assign to the original signal.
 

diff --git a/source/SpinalHDL/Data types/bits.rst b/source/SpinalHDL/Data types/bits.rst
@@ -320,8 +320,8 @@ Subdivide details
 """""""""""""""""
 
 Both overloads of ``subdivideIn`` have an optional parameter ``strict`` (i.e. ``subdivideIn(slices: SlicesCount, strict: Boolean = true)``).
-If ``strict`` is ``true`` an error will be raised if the input could not be divided evenly. If set to ``false`` the generated pieces may
-have varying size if necessary.
+If ``strict`` is ``true`` an error will be raised if the input could not be divided into equal parts. If set to ``false`` the last element may
+be smaller than the other (equal sized) elements.
 
 .. code-block:: scala
 
@@ -347,7 +347,6 @@ have varying size if necessary.
 Misc
 ^^^^
 
-The operations listed below that create hardware signals all create new signals.
 In contrast to the bit extraction operations listed above it's not possible
 to use the return values to assign to the original signal.