forked from eugene-tarassov/vivado-risc-v
-
Notifications
You must be signed in to change notification settings - Fork 0
/
.gitmodules
27 lines (27 loc) · 990 Bytes
/
.gitmodules
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
[submodule "rocket-chip"]
path = rocket-chip
url = https://github.com/ucb-bar/rocket-chip.git
[submodule "u-boot"]
path = u-boot
url = https://github.com/u-boot/u-boot.git
[submodule "linux-stable"]
path = linux-stable
url = https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
[submodule "ethernet/verilog-ethernet"]
path = ethernet/verilog-ethernet
url = https://github.com/alexforencich/verilog-ethernet.git
[submodule "generators/sifive-cache"]
path = generators/sifive-cache
url = https://github.com/chipsalliance/rocket-chip-inclusive-cache.git
[submodule "generators/testchipip"]
path = generators/testchipip
url = https://github.com/ucb-bar/testchipip.git
[submodule "generators/riscv-boom"]
path = generators/riscv-boom
url = https://github.com/riscv-boom/riscv-boom.git
[submodule "generators/gemmini"]
path = generators/gemmini
url = https://github.com/ucb-bar/gemmini
[submodule "opensbi"]
path = opensbi
url = https://github.com/riscv/opensbi.git