On-save regenerating of Verilog/VHDL files

[VonTum]

This seems like a convenient feature. That the compiler in "deamon mode" watches a directory of SUS files, and whenever a file changes, update the generated verilog files.

This should alleviate the friction of using SUS in proprietary environments