Annotations to modules, operators, and declarations that are passed to the generated SV or VHDL code

[VonTum]

HDL synthesis tools have many little attributes that can be attached to statements in SV or VHDL. These tell the compiler to implement a memory block with a given type of memory primitive, or to use DSPs vs LUTs for implementing multipliers