forked from pascholl/SimpleOT
-
Notifications
You must be signed in to change notification settings - Fork 4
/
gfe4x_add.S
249 lines (184 loc) · 7.08 KB
/
gfe4x_add.S
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
# qhasm: int64 input_0
# qhasm: int64 input_1
# qhasm: int64 input_2
# qhasm: int64 input_3
# qhasm: int64 input_4
# qhasm: int64 input_5
# qhasm: stack64 input_6
# qhasm: stack64 input_7
# qhasm: int64 caller_r11
# qhasm: int64 caller_r12
# qhasm: int64 caller_r13
# qhasm: int64 caller_r14
# qhasm: int64 caller_r15
# qhasm: int64 caller_rbx
# qhasm: int64 caller_rbp
# qhasm: reg256 x0
# qhasm: reg256 x1
# qhasm: reg256 x2
# qhasm: reg256 x3
# qhasm: reg256 x4
# qhasm: reg256 x5
# qhasm: reg256 x6
# qhasm: reg256 x7
# qhasm: reg256 x8
# qhasm: reg256 x9
# qhasm: reg256 x10
# qhasm: reg256 x11
# qhasm: enter gfe4x_add
.p2align 5
.global _gfe4x_add
.global gfe4x_add
_gfe4x_add:
gfe4x_add:
mov %rsp,%r11
and $31,%r11
add $0,%r11
sub %r11,%rsp
# qhasm: x0 aligned= mem256[input_1 + 0]
# asm 1: vmovupd 0(<input_1=int64#2),>x0=reg256#1
# asm 2: vmovupd 0(<input_1=%rsi),>x0=%ymm0
vmovupd 0(%rsi),%ymm0
# qhasm: 4x x0 approx+= mem256[input_2 + 0]
# asm 1: vaddpd 0(<input_2=int64#3),<x0=reg256#1,>x0=reg256#1
# asm 2: vaddpd 0(<input_2=%rdx),<x0=%ymm0,>x0=%ymm0
vaddpd 0(%rdx),%ymm0,%ymm0
# qhasm: mem256[input_0 + 0] aligned= x0
# asm 1: vmovupd <x0=reg256#1,0(<input_0=int64#1)
# asm 2: vmovupd <x0=%ymm0,0(<input_0=%rdi)
vmovupd %ymm0,0(%rdi)
# qhasm: x1 aligned= mem256[input_1 + 32]
# asm 1: vmovupd 32(<input_1=int64#2),>x1=reg256#1
# asm 2: vmovupd 32(<input_1=%rsi),>x1=%ymm0
vmovupd 32(%rsi),%ymm0
# qhasm: 4x x1 approx+= mem256[input_2 + 32]
# asm 1: vaddpd 32(<input_2=int64#3),<x1=reg256#1,>x1=reg256#1
# asm 2: vaddpd 32(<input_2=%rdx),<x1=%ymm0,>x1=%ymm0
vaddpd 32(%rdx),%ymm0,%ymm0
# qhasm: mem256[input_0 + 32] aligned= x1
# asm 1: vmovupd <x1=reg256#1,32(<input_0=int64#1)
# asm 2: vmovupd <x1=%ymm0,32(<input_0=%rdi)
vmovupd %ymm0,32(%rdi)
# qhasm: x2 aligned= mem256[input_1 + 64]
# asm 1: vmovupd 64(<input_1=int64#2),>x2=reg256#1
# asm 2: vmovupd 64(<input_1=%rsi),>x2=%ymm0
vmovupd 64(%rsi),%ymm0
# qhasm: 4x x2 approx+= mem256[input_2 + 64]
# asm 1: vaddpd 64(<input_2=int64#3),<x2=reg256#1,>x2=reg256#1
# asm 2: vaddpd 64(<input_2=%rdx),<x2=%ymm0,>x2=%ymm0
vaddpd 64(%rdx),%ymm0,%ymm0
# qhasm: mem256[input_0 + 64] aligned= x2
# asm 1: vmovupd <x2=reg256#1,64(<input_0=int64#1)
# asm 2: vmovupd <x2=%ymm0,64(<input_0=%rdi)
vmovupd %ymm0,64(%rdi)
# qhasm: x3 aligned= mem256[input_1 + 96]
# asm 1: vmovupd 96(<input_1=int64#2),>x3=reg256#1
# asm 2: vmovupd 96(<input_1=%rsi),>x3=%ymm0
vmovupd 96(%rsi),%ymm0
# qhasm: 4x x3 approx+= mem256[input_2 + 96]
# asm 1: vaddpd 96(<input_2=int64#3),<x3=reg256#1,>x3=reg256#1
# asm 2: vaddpd 96(<input_2=%rdx),<x3=%ymm0,>x3=%ymm0
vaddpd 96(%rdx),%ymm0,%ymm0
# qhasm: mem256[input_0 + 96] aligned= x3
# asm 1: vmovupd <x3=reg256#1,96(<input_0=int64#1)
# asm 2: vmovupd <x3=%ymm0,96(<input_0=%rdi)
vmovupd %ymm0,96(%rdi)
# qhasm: x4 aligned= mem256[input_1 + 128]
# asm 1: vmovupd 128(<input_1=int64#2),>x4=reg256#1
# asm 2: vmovupd 128(<input_1=%rsi),>x4=%ymm0
vmovupd 128(%rsi),%ymm0
# qhasm: 4x x4 approx+= mem256[input_2 + 128]
# asm 1: vaddpd 128(<input_2=int64#3),<x4=reg256#1,>x4=reg256#1
# asm 2: vaddpd 128(<input_2=%rdx),<x4=%ymm0,>x4=%ymm0
vaddpd 128(%rdx),%ymm0,%ymm0
# qhasm: mem256[input_0 + 128] aligned= x4
# asm 1: vmovupd <x4=reg256#1,128(<input_0=int64#1)
# asm 2: vmovupd <x4=%ymm0,128(<input_0=%rdi)
vmovupd %ymm0,128(%rdi)
# qhasm: x5 aligned= mem256[input_1 + 160]
# asm 1: vmovupd 160(<input_1=int64#2),>x5=reg256#1
# asm 2: vmovupd 160(<input_1=%rsi),>x5=%ymm0
vmovupd 160(%rsi),%ymm0
# qhasm: 4x x5 approx+= mem256[input_2 + 160]
# asm 1: vaddpd 160(<input_2=int64#3),<x5=reg256#1,>x5=reg256#1
# asm 2: vaddpd 160(<input_2=%rdx),<x5=%ymm0,>x5=%ymm0
vaddpd 160(%rdx),%ymm0,%ymm0
# qhasm: mem256[input_0 + 160] aligned= x5
# asm 1: vmovupd <x5=reg256#1,160(<input_0=int64#1)
# asm 2: vmovupd <x5=%ymm0,160(<input_0=%rdi)
vmovupd %ymm0,160(%rdi)
# qhasm: x6 aligned= mem256[input_1 + 192]
# asm 1: vmovupd 192(<input_1=int64#2),>x6=reg256#1
# asm 2: vmovupd 192(<input_1=%rsi),>x6=%ymm0
vmovupd 192(%rsi),%ymm0
# qhasm: 4x x6 approx+= mem256[input_2 + 192]
# asm 1: vaddpd 192(<input_2=int64#3),<x6=reg256#1,>x6=reg256#1
# asm 2: vaddpd 192(<input_2=%rdx),<x6=%ymm0,>x6=%ymm0
vaddpd 192(%rdx),%ymm0,%ymm0
# qhasm: mem256[input_0 + 192] aligned= x6
# asm 1: vmovupd <x6=reg256#1,192(<input_0=int64#1)
# asm 2: vmovupd <x6=%ymm0,192(<input_0=%rdi)
vmovupd %ymm0,192(%rdi)
# qhasm: x7 aligned= mem256[input_1 + 224]
# asm 1: vmovupd 224(<input_1=int64#2),>x7=reg256#1
# asm 2: vmovupd 224(<input_1=%rsi),>x7=%ymm0
vmovupd 224(%rsi),%ymm0
# qhasm: 4x x7 approx+= mem256[input_2 + 224]
# asm 1: vaddpd 224(<input_2=int64#3),<x7=reg256#1,>x7=reg256#1
# asm 2: vaddpd 224(<input_2=%rdx),<x7=%ymm0,>x7=%ymm0
vaddpd 224(%rdx),%ymm0,%ymm0
# qhasm: mem256[input_0 + 224] aligned= x7
# asm 1: vmovupd <x7=reg256#1,224(<input_0=int64#1)
# asm 2: vmovupd <x7=%ymm0,224(<input_0=%rdi)
vmovupd %ymm0,224(%rdi)
# qhasm: x8 aligned= mem256[input_1 + 256]
# asm 1: vmovupd 256(<input_1=int64#2),>x8=reg256#1
# asm 2: vmovupd 256(<input_1=%rsi),>x8=%ymm0
vmovupd 256(%rsi),%ymm0
# qhasm: 4x x8 approx+= mem256[input_2 + 256]
# asm 1: vaddpd 256(<input_2=int64#3),<x8=reg256#1,>x8=reg256#1
# asm 2: vaddpd 256(<input_2=%rdx),<x8=%ymm0,>x8=%ymm0
vaddpd 256(%rdx),%ymm0,%ymm0
# qhasm: mem256[input_0 + 256] aligned= x8
# asm 1: vmovupd <x8=reg256#1,256(<input_0=int64#1)
# asm 2: vmovupd <x8=%ymm0,256(<input_0=%rdi)
vmovupd %ymm0,256(%rdi)
# qhasm: x9 aligned= mem256[input_1 + 288]
# asm 1: vmovupd 288(<input_1=int64#2),>x9=reg256#1
# asm 2: vmovupd 288(<input_1=%rsi),>x9=%ymm0
vmovupd 288(%rsi),%ymm0
# qhasm: 4x x9 approx+= mem256[input_2 + 288]
# asm 1: vaddpd 288(<input_2=int64#3),<x9=reg256#1,>x9=reg256#1
# asm 2: vaddpd 288(<input_2=%rdx),<x9=%ymm0,>x9=%ymm0
vaddpd 288(%rdx),%ymm0,%ymm0
# qhasm: mem256[input_0 + 288] aligned= x9
# asm 1: vmovupd <x9=reg256#1,288(<input_0=int64#1)
# asm 2: vmovupd <x9=%ymm0,288(<input_0=%rdi)
vmovupd %ymm0,288(%rdi)
# qhasm: x10 aligned= mem256[input_1 + 320]
# asm 1: vmovupd 320(<input_1=int64#2),>x10=reg256#1
# asm 2: vmovupd 320(<input_1=%rsi),>x10=%ymm0
vmovupd 320(%rsi),%ymm0
# qhasm: 4x x10 approx+= mem256[input_2 + 320]
# asm 1: vaddpd 320(<input_2=int64#3),<x10=reg256#1,>x10=reg256#1
# asm 2: vaddpd 320(<input_2=%rdx),<x10=%ymm0,>x10=%ymm0
vaddpd 320(%rdx),%ymm0,%ymm0
# qhasm: mem256[input_0 + 320] aligned= x10
# asm 1: vmovupd <x10=reg256#1,320(<input_0=int64#1)
# asm 2: vmovupd <x10=%ymm0,320(<input_0=%rdi)
vmovupd %ymm0,320(%rdi)
# qhasm: x11 aligned= mem256[input_1 + 352]
# asm 1: vmovupd 352(<input_1=int64#2),>x11=reg256#1
# asm 2: vmovupd 352(<input_1=%rsi),>x11=%ymm0
vmovupd 352(%rsi),%ymm0
# qhasm: 4x x11 approx+= mem256[input_2 + 352]
# asm 1: vaddpd 352(<input_2=int64#3),<x11=reg256#1,>x11=reg256#1
# asm 2: vaddpd 352(<input_2=%rdx),<x11=%ymm0,>x11=%ymm0
vaddpd 352(%rdx),%ymm0,%ymm0
# qhasm: mem256[input_0 + 352] aligned= x11
# asm 1: vmovupd <x11=reg256#1,352(<input_0=int64#1)
# asm 2: vmovupd <x11=%ymm0,352(<input_0=%rdi)
vmovupd %ymm0,352(%rdi)
# qhasm: return
add %r11,%rsp
ret