Skip to content

Latest commit

 

History

History
7 lines (4 loc) · 382 Bytes

File metadata and controls

7 lines (4 loc) · 382 Bytes

cached dilated causal convolutions

a wavenet like architecture running on a daisy patch ( cortex-m7 ) at 48kHz and with a eurorack pmod and ecpix-5 FPGA at 192kHz

see the MCU blog post followed by the FPGA blog post

Wavenet running on a eurorack pmod and fpga