Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

How to Model/connect Components with Bus Interfaces with Subset of Sgnals? #22

Open
ToddThomson opened this issue Jan 6, 2019 · 1 comment
Open

How to Model/connect Components with Bus Interfaces with Subset of Sgnals? #22

ToddThomson opened this issue Jan 6, 2019 · 1 comment

Comments

@ToddThomson
Copy link

Using a bus interface to specify signal properties of a process can provide benefits, but how do you connect components which have a subset of common signals? I'm thinking of a component that has an 8 bit input bus that connects to a 32 bit address bus.
@kenkendk
Copy link
Owner

kenkendk commented Jan 7, 2019

Right now you have to have an intermediate process that just forwards the relevant bits, using some and/or bit fiddling. I have written some ideas in issue #11 for how to support it.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
2 participants
@ToddThomson @kenkendk