New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Problems with generating VHDL for processes nested in classes #1

Open

carljohnsen opened this issue Feb 3, 2017 · 1 comment

Collaborator

carljohnsen commented Feb 3, 2017 •

edited by kenkendk

Loading

Want to back this issue? Post a bounty on it! We accept bounties via Bountysource.

Owner

kenkendk commented Aug 11, 2017 •

edited

Loading

This has improved a bit, but there are still corners where it causes trouble.

We should write a test case for it and include it in the automated testing.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment