-
Notifications
You must be signed in to change notification settings - Fork 22
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
unsigned(r_blnd) => antialiased_red, #48
Comments
Please indicate the commit ID, and some more context would be helpful. Is On Sat, Apr 9, 2016 at 5:58 PM, Antti Lukats [email protected]
|
This one might be fixable by changing them to something like: r_blnd => std_logic_vector(antialiased_red) Otherwise, you will need to harmonise the types somehow. |
I got my board, your change results in the following error
I also had to comment out |
Hello, version.vhdl is generated by running the make file first: it generates As for the Vivado error, I'm not sure off the top of my head what the Paul. On Mon, Apr 11, 2016 at 12:57 AM, Marq Watkin [email protected]
|
I have to say that I was VERY surprised to see that code, see it would never come to my mind to try to-do type type conversion on the left side of => in the port map... from my head I would have assumed it is truly illegal... it really wonders me that ISE eats that... well it does, and vivado does not... i can commit fix later, but description HOWTO
antialiased_red <= unsigned(antialiased_red_from_blender); antialiasblender: component alpha_blend_top I know, I know this solution uses 6 more VHDL code lines than the original code :( But it truly fixes the issue. |
Hello, Oh well. If 6 extra lines is all that is required, then this is no big Paul. On Sat, Apr 16, 2016 at 5:12 AM, Antti Lukats [email protected]
|
in viciv.hdl
reported as bad VHDL syntax by Vviado synthesis
The text was updated successfully, but these errors were encountered: