-
Notifications
You must be signed in to change notification settings - Fork 2
/
niceRF_TX.ino
336 lines (279 loc) · 9.27 KB
/
niceRF_TX.ino
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
/*
NiceRF LoRa1276 Module Arduino NANO Clone V3
NANO LoRa1276
D11 MOSI 6 MOSI
D12 MISO 5 MISO
D13 SCK 4 SCK
D10 7 NSS
by absolutelyautomation.com
*/
// using SPI library:
#include <SPI.h>
// Digital pins definition
#define MOSI 11
#define MISO 12
#define SCK 13
#define SS 10
#define NRESET 7
#define TXEN 9
#define RXEN 8
#define LED1 A4
#define LED2 A5
// register definition
#define LR_RegFifo 0x00
#define LR_RegOpMode 0x01
#define LR_RegBitrateMsb 0x02
#define LR_RegBitrateLsb 0x03
#define LR_RegFdevMsb 0x04
#define LR_RegFdMsb 0x05
#define LR_RegFrMsb 0x06
#define LR_RegFrMid 0x07
#define LR_RegFrLsb 0x08
#define LR_RegPaConfig 0x09
#define LR_RegPaRamp 0x0A
#define LR_RegOcp 0x0B
#define LR_RegLna 0x0C
#define LR_RegFifoAddrPtr 0x0D
#define LR_RegFifoTxBaseAddr 0x0E
#define LR_RegFifoRxBaseAddr 0x0F
#define LR_RegFifoRxCurrentaddr 0x10
#define LR_RegIrqFlagsMask 0x11
#define LR_RegIrqFlags 0x12
#define LR_RegRxNbBytes 0x13
#define LR_RegRxHeaderCntValueMsb 0x14
#define LR_RegRxHeaderCntValueLsb 0x15
#define LR_RegRxPacketCntValueMsb 0x16
#define LR_RegRxPacketCntValueLsb 0x17
#define LR_RegModemStat 0x18
#define LR_RegPktSnrValue 0x19
#define LR_RegPktRssiValue 0x1A
#define LR_RegRssiValue 0x1B
#define LR_RegHopChannel 0x1C
#define LR_RegModemConfig1 0x1D
#define LR_RegModemConfig2 0x1E
#define LR_RegSymbTimeoutLsb 0x1F
#define LR_RegPreambleMsb 0x20
#define LR_RegPreambleLsb 0x21
#define LR_RegPayloadLength 0x22
#define LR_RegMaxPayloadLength 0x23
#define LR_RegHopPeriod 0x24
#define LR_RegFifoRxByteAddr 0x25
#define LR_RegModemConfig3 0x26
#define REG_LR_DIOMAPPING1 0x40
#define REG_LR_DIOMAPPING2 0x41
#define REG_LR_VERSION 0x42
#define REG_LR_PLLHOP 0x44
#define REG_LR_TCXO 0x4B
#define REG_LR_PADAC 0x4D
#define REG_LR_FORMERTEMP 0x5B
#define REG_LR_AGCREF 0x61
#define REG_LR_AGCTHRESH1 0x62
#define REG_LR_AGCTHRESH2 0x63
#define REG_LR_AGCTHRESH3 0x64
// payload length
#define payload_length 7
// tx packet
unsigned char txbuf[payload_length]={'t','e','s','t','i','n','g'};
// rx packet
unsigned char rxbuf[30];
// Initialization
void setup()
{
byte temp = 0;
// Initializing serial port, usefull for debuging
Serial.begin(9600);
// Initializing SPI pins
pinMode(MOSI, OUTPUT);
pinMode(MISO, INPUT);
pinMode(SCK,OUTPUT);
pinMode(SS,OUTPUT);
digitalWrite(SS,HIGH); //disabling LoRa module
// Initializing other I/O pins
pinMode(NRESET, OUTPUT);
pinMode(TXEN, OUTPUT);
pinMode(RXEN, OUTPUT);
pinMode(LED1, OUTPUT);
pinMode(LED2, OUTPUT);
digitalWrite(NRESET,HIGH); // Deassert reset
digitalWrite(TXEN,LOW); // Disabling tx antenna
digitalWrite(RXEN,LOW); // Disabling rx antenna
digitalWrite(LED1,LOW);
digitalWrite(LED2,LOW);
/* Initializing SPI registers
description of every SPCR register bits
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SPIE | SPE | DORD | MSTR | CPOL | CPHA | SPR1 | SPR0 |
SPIE - Enable SPI interupt (logic 1)
SPE - Enable SPI (logic 1)
DORD - Send Least Significant Bit (LSB) first (logic 1) , Send Most Significant Bit (MSB) first (logic 0)
MSTR - Enable SPI master mode (logic 1), slave mode (logic 0)
CPOL - Setup clock signal inactive in high (logic 1), inactive in low (logic 0)
CPHA - Read data on Falling Clock Edge (logic 1), Rising edge (logic 0)
SPR1 y SPR0 - Setup SPI data rate: 00 Fastest (4MHz), 11 Slowest (250KHz)
// SPCR = 01010011
//interupt disabled,spi enabled,most significant bit (msb) first,SPI master,clock inactive low,
data fech rising clock edge, slowest data rate*/
SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR1)|(1<<SPR0);
temp=SPSR; //Reading and discarding previous data
temp=SPDR; //Reading and discarding previous data
delay(10);
}
void loop() {
digitalWrite(LED1,LOW);
digitalWrite(LED2,LOW);
reset_sx1276();
Config_SX1276(); // intializing RF module
while(1){
mode_tx(); // transmit packet
delay(300);
}
}
byte SPIreadRegister(byte addr) {
byte result;
digitalWrite(SS, LOW); // Select LoRa module
SPDR = addr; // Send address & Start transmission. In READ mode bit 7 of address is always 0! for sx1276
while (!(SPSR & (1<<SPIF))) // Wait for transmission to finish
{
};
result = SPDR; // Discard first reading
SPDR = 0x0; // Sending dummy byte to get the result
while (!(SPSR & (1<<SPIF))) // Wait for transmission to finish
{
};
result = SPDR; // Reading register value
digitalWrite(SS, HIGH); // Deselect LoRa module
return (result);
}
byte SPIwriteRegister(byte addr,byte value) {
byte result;
digitalWrite(SS, LOW); // Select LoRa module
SPDR = addr | 0x80; // Send address & Start transmission. In WRITE mode bit 7 of address is always 1! for sx1276
while (!(SPSR & (1<<SPIF))) // Wait for transmission to finish
{
};
result = SPDR; // Discard first reading
SPDR = value; // Sending byte
while (!(SPSR & (1<<SPIF))) // Wait for transmission to finish
{
};
result = SPDR; // Discard second reading
digitalWrite(SS, HIGH); // Deselect LoRa module
}
void SPIwriteBurst(unsigned char addr, unsigned char *ptr, unsigned char len)
{
unsigned char i;
unsigned char result;
digitalWrite(SS, LOW); // Select LoRa module
SPDR = addr | 0x80; // Send address & Start transmission. In WRITE mode bit 7 of address is always 1! for sx1276
while (!(SPSR & (1<<SPIF))) // Wait for transmission to finish
{
};
result = SPDR; // Discard first reading
for (i=0; i <= len; i++){
SPDR = *ptr; // Sending bytes
while (!(SPSR & (1<<SPIF))) // Wait for transmission to finish
{
};
result = SPDR; // Discard second reading
//DEBUG DEBUG DEBUG
Serial.print(*ptr, HEX);
//DEBUG DEBUG DEBUG
ptr++;
}
//DEBUG DEBUG DEBUG
Serial.print("\n");
// DEBUG DEBUG DEBUG
digitalWrite(SS, HIGH); // Deselect LoRa module
}
void SPIreadBurst(unsigned char addr, unsigned char *ptr, unsigned char len)
{
unsigned char i;
unsigned char result;
digitalWrite(SS, LOW); // Select LoRa module
SPDR = addr; // Send address & Start transmission. In READ mode bit 7 of address is always 0! for sx1276
while (!(SPSR & (1<<SPIF))) // Wait for transmission to finish
{
};
result = SPDR; // Discard first reading
for (i=0; i <= len; i++){
SPDR = 0; // Sending dummy byte to get the result
while (!(SPSR & (1<<SPIF))) // Wait for transmission to finish
{
};
*ptr = SPDR; // move pointer
ptr++;
}
//DEBUG DEBUG DEBUG
Serial.print("\n");
// DEBUG DEBUG DEBUG
digitalWrite(SS, HIGH); // Deselect LoRa module
}
void reset_sx1276(void)
{
digitalWrite(TXEN, LOW);
digitalWrite(RXEN, LOW);
digitalWrite(NRESET, LOW);
delay(10);
digitalWrite(NRESET, HIGH);
delay(20);
}
void Config_SX1276(void)
{
// put in sleep mode to configure
SPIwriteRegister(LR_RegOpMode,0x00); // sleep mode, high frequency
delay(10);
SPIwriteRegister(REG_LR_TCXO,0x09); // external crystal
SPIwriteRegister(LR_RegOpMode,0x80); // LoRa mode, high frequency
SPIwriteRegister(LR_RegFrMsb,0xE4);
SPIwriteRegister(LR_RegFrMid,0xC0);
SPIwriteRegister(LR_RegFrLsb,0x00); // frequency:915 MHz
SPIwriteRegister(LR_RegPaConfig,0xFF); // max output power PA_BOOST enabled
SPIwriteRegister(LR_RegOcp,0x0B); // close over current protection (ocp)
SPIwriteRegister(LR_RegLna,0x23); // Enable LNA
SPIwriteRegister(LR_RegModemConfig1,0x72); // signal bandwidth:125kHz,error coding= 4/5, explicit header mode
SPIwriteRegister(LR_RegModemConfig2,0xC7); // spreading factor:12
SPIwriteRegister(LR_RegModemConfig3,0x08); // LNA? optimized for low data rate
SPIwriteRegister(LR_RegSymbTimeoutLsb,0xFF); // max receiving timeout
SPIwriteRegister(LR_RegPreambleMsb,0x00);
SPIwriteRegister(LR_RegPreambleLsb,16); // preamble 16 bytes
SPIwriteRegister(REG_LR_PADAC,0x87); // transmission power 20dBm
SPIwriteRegister(LR_RegHopPeriod,0x00); // no frequency hoping
SPIwriteRegister(REG_LR_DIOMAPPING2,0x01); // DIO5=ModeReady,DIO4=CadDetected
SPIwriteRegister(LR_RegOpMode,0x01); // standby mode, high frequency
}
void mode_tx(void)
{
unsigned char addr,temp;
digitalWrite(TXEN,HIGH); // open tx antenna switch
digitalWrite(RXEN,LOW);
SPIwriteRegister(REG_LR_DIOMAPPING1,0x41); // DIO0=TxDone,DIO1=RxTimeout,DIO3=ValidHeader
SPIwriteRegister(LR_RegIrqFlags,0xff); // clearing interupt
SPIwriteRegister(LR_RegIrqFlagsMask,0xf7); // enabling txdone
SPIwriteRegister(LR_RegPayloadLength,payload_length); // payload length
addr = SPIreadRegister(LR_RegFifoTxBaseAddr); // read TxBaseAddr
SPIwriteRegister(LR_RegFifoAddrPtr,addr); // TxBaseAddr->FifoAddrPtr
SPIwriteBurst(0x00,txbuf,payload_length); // write data in fifo
SPIwriteRegister(LR_RegOpMode,0x03); // mode tx, high frequency
digitalWrite(LED1, !digitalRead(LED1));
temp=SPIreadRegister(LR_RegIrqFlags); // read interput flag
while(!(temp&0x08)) // wait for txdone flag
{
temp=SPIreadRegister(LR_RegIrqFlags);
}
digitalWrite(TXEN,LOW); // close tx antenna switch
digitalWrite(RXEN,LOW);
SPIwriteRegister(LR_RegIrqFlags,0xff); // clearing interupt
SPIwriteRegister(LR_RegOpMode,0x01); // standby mode, high frequency
}
void init_rx(void)
{
unsigned char addr;
digitalWrite(TXEN,LOW); // open rx antenna switch
digitalWrite(RXEN,HIGH);
SPIwriteRegister(REG_LR_DIOMAPPING1,0x01); //DIO0=00, DIO1=00, DIO2=00, DIO3=01 DIO0=00--RXDONE
SPIwriteRegister(LR_RegIrqFlagsMask,0x3f); // enable rxdone and rxtimeout
SPIwriteRegister(LR_RegIrqFlags,0xff); // clearing interupt
addr = SPIreadRegister(LR_RegFifoRxBaseAddr); // read RxBaseAddr
SPIwriteRegister(LR_RegFifoAddrPtr,addr); // RxBaseAddr->FifoAddrPtr
SPIwriteRegister(LR_RegOpMode,0x05); // rx mode continuous high frequency
}