-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathfull_adder_map.map
174 lines (150 loc) · 8.14 KB
/
full_adder_map.map
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'full_adder'
Design Information
------------------
Command Line : map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o full_adder_map.ncd full_adder.ngd full_adder.pcf
Target Device : xc7a100t
Target Package : csg324
Target Speed : -3
Mapper Version : artix7 -- $Revision: 1.55 $
Mapped Date : Fri Aug 21 19:38:05 2020
WARNING:LIT:701 - PAD symbol "i0" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "i0" is not constrained (LOC) to a specific
location.
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
(.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 26 secs
Total CPU time at the beginning of Placer: 20 secs
Phase 1.1 Initial Placement Analysis
Phase 1.1 Initial Placement Analysis (Checksum:1a) REAL time: 30 secs
Phase 2.7 Design Feasibility Check
Phase 2.7 Design Feasibility Check (Checksum:1a) REAL time: 30 secs
Phase 3.31 Local Placement Optimization
Phase 3.31 Local Placement Optimization (Checksum:1a) REAL time: 30 secs
Phase 4.2 Initial Placement for Architecture Specific Features
...
Phase 4.2 Initial Placement for Architecture Specific Features (Checksum:1a) REAL time: 30 secs
Phase 5.30 Global Clock Region Assignment
Phase 5.30 Global Clock Region Assignment (Checksum:1a) REAL time: 30 secs
Phase 6.3 Local Placement Optimization
...
Phase 6.3 Local Placement Optimization (Checksum:68ce6) REAL time: 31 secs
Phase 7.5 Local Placement Optimization
Phase 7.5 Local Placement Optimization (Checksum:68ce6) REAL time: 31 secs
Phase 8.8 Global Placement
...
................
................
Phase 8.8 Global Placement (Checksum:2d906a6) REAL time: 31 secs
Phase 9.5 Local Placement Optimization
Phase 9.5 Local Placement Optimization (Checksum:2d906a6) REAL time: 31 secs
Phase 10.18 Placement Optimization
Phase 10.18 Placement Optimization (Checksum:2d906a6) REAL time: 31 secs
Phase 11.5 Local Placement Optimization
Phase 11.5 Local Placement Optimization (Checksum:2d906a6) REAL time: 31 secs
Phase 12.34 Placement Validation
Phase 12.34 Placement Validation (Checksum:2d906a6) REAL time: 31 secs
Total REAL time to Placer completion: 31 secs
Total CPU time to Placer completion: 23 secs
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:2452 - The IOB cin is either not constrained (LOC) to a
specific location and/or has an undefined I/O Standard (IOSTANDARD). This
condition may seriously affect the device and will be an error in bitstream
creation. It should be corrected by properly specifying the pin location and
I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB s is either not constrained (LOC) to a
specific location and/or has an undefined I/O Standard (IOSTANDARD). This
condition may seriously affect the device and will be an error in bitstream
creation. It should be corrected by properly specifying the pin location and
I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB i0 is either not constrained (LOC) to a
specific location and/or has an undefined I/O Standard (IOSTANDARD). This
condition may seriously affect the device and will be an error in bitstream
creation. It should be corrected by properly specifying the pin location and
I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB i1 is either not constrained (LOC) to a
specific location and/or has an undefined I/O Standard (IOSTANDARD). This
condition may seriously affect the device and will be an error in bitstream
creation. It should be corrected by properly specifying the pin location and
I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB cout is either not constrained (LOC) to a
specific location and/or has an undefined I/O Standard (IOSTANDARD). This
condition may seriously affect the device and will be an error in bitstream
creation. It should be corrected by properly specifying the pin location and
I/O Standard.
Design Summary
--------------
Design Summary:
Number of errors: 0
Number of warnings: 7
Slice Logic Utilization:
Number of Slice Registers: 0 out of 126,800 0%
Number of Slice LUTs: 1 out of 63,400 1%
Number used as logic: 1 out of 63,400 1%
Number using O6 output only: 0
Number using O5 output only: 0
Number using O5 and O6: 1
Number used as ROM: 0
Number used as Memory: 0 out of 19,000 0%
Number used exclusively as route-thrus: 0
Slice Logic Distribution:
Number of occupied Slices: 1 out of 15,850 1%
Number of LUT Flip Flop pairs used: 1
Number with an unused Flip Flop: 1 out of 1 100%
Number with an unused LUT: 0 out of 1 0%
Number of fully used LUT-FF pairs: 0 out of 1 0%
Number of slice register sites lost
to control set restrictions: 0 out of 126,800 0%
A LUT Flip Flop pair for this architecture represents one LUT paired with
one Flip Flop within a slice. A control set is a unique combination of
clock, reset, set, and enable signals for a registered element.
The Slice Logic Distribution report is not meaningful if the design is
over-mapped for a non-slice resource or if Placement fails.
OVERMAPPING of BRAM resources should be ignored if the design is
over-mapped for a non-BRAM resource or if placement fails.
IO Utilization:
Number of bonded IOBs: 5 out of 210 2%
Specific Feature Utilization:
Number of RAMB36E1/FIFO36E1s: 0 out of 135 0%
Number of RAMB18E1/FIFO18E1s: 0 out of 270 0%
Number of BUFG/BUFGCTRLs: 0 out of 32 0%
Number of IDELAYE2/IDELAYE2_FINEDELAYs: 0 out of 300 0%
Number of ILOGICE2/ILOGICE3/ISERDESE2s: 0 out of 300 0%
Number of ODELAYE2/ODELAYE2_FINEDELAYs: 0
Number of OLOGICE2/OLOGICE3/OSERDESE2s: 0 out of 300 0%
Number of PHASER_IN/PHASER_IN_PHYs: 0 out of 24 0%
Number of PHASER_OUT/PHASER_OUT_PHYs: 0 out of 24 0%
Number of BSCANs: 0 out of 4 0%
Number of BUFHCEs: 0 out of 96 0%
Number of BUFRs: 0 out of 24 0%
Number of CAPTUREs: 0 out of 1 0%
Number of DNA_PORTs: 0 out of 1 0%
Number of DSP48E1s: 0 out of 240 0%
Number of EFUSE_USRs: 0 out of 1 0%
Number of FRAME_ECCs: 0 out of 1 0%
Number of IBUFDS_GTE2s: 0 out of 4 0%
Number of ICAPs: 0 out of 2 0%
Number of IDELAYCTRLs: 0 out of 6 0%
Number of IN_FIFOs: 0 out of 24 0%
Number of MMCME2_ADVs: 0 out of 6 0%
Number of OUT_FIFOs: 0 out of 24 0%
Number of PCIE_2_1s: 0 out of 1 0%
Number of PHASER_REFs: 0 out of 6 0%
Number of PHY_CONTROLs: 0 out of 6 0%
Number of PLLE2_ADVs: 0 out of 6 0%
Number of STARTUPs: 0 out of 1 0%
Number of XADCs: 0 out of 1 0%
Average Fanout of Non-Clock Nets: 1.00
Peak Memory Usage: 5032 MB
Total REAL time to MAP completion: 33 secs
Total CPU time to MAP completion: 24 secs
Mapping completed.
See MAP report file "full_adder_map.mrp" for details.