Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

DEMO with AXI4 Lite and Interrupt #34

Open
ayusufsirin opened this issue Nov 17, 2023 · 0 comments
Open

DEMO with AXI4 Lite and Interrupt #34

ayusufsirin opened this issue Nov 17, 2023 · 0 comments

Comments

@ayusufsirin
Copy link

Hi,

I have a verilog module that have an AXI4 Lite slave interface and interrupt output. I will implement a kernel module for it to handle module's interrupts and reading its registers.

For the AXI part the demo may be helpful, but I could not find an example with interrupt.

Can you prepare a demo project that handles my case?

Thanks.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant