You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
{{ message }}
This repository has been archived by the owner on Mar 24, 2021. It is now read-only.
Modules accessed through DTM are chip selected based only on DTM address field. In case of Debug RAM, the other control signal is RD (read/not write). RD maps to DTM Read operation, meaning that any other operation (e.g. NOP) will cause a write into DRAM.
Modules accessed through DTM are chip selected based only on DTM address field. In case of Debug RAM, the other control signal is RD (read/not write). RD maps to DTM Read operation, meaning that any other operation (e.g. NOP) will cause a write into DRAM.
e200_opensource/rtl/e203/debug/sirv_debug_module.v
Line 351 in 2ce55ea
The issue exploits the case for the Debug RAM, but other components may be affected too.
The fix is to condition DTM chip selects by DTM valid read or write operation.
The text was updated successfully, but these errors were encountered: