Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Linux PCIe CPU load #138

Open
gauravks opened this issue Jun 21, 2016 · 0 comments
Open

Linux PCIe CPU load #138

gauravks opened this issue Jun 21, 2016 · 0 comments
Assignees
@powerlink-team-kalycito
Labels
TODO

Comments

@gauravks
Copy link
Contributor

Kalycito bug Id: 2412
Bug Type: PERFORMANCE optimization
Design: Linux Terasic DE2i-150
Target Release: v2.5.0-rc1

Test Configuration:
TerasicDE2i-150 MN mn-single-pcie-drv

CN Configuration:
X20 bus couplers

High CPU load could be caused because of low POWERLINK cycle times and high PDO sizes which causes the console logs of the demo to hang without affecting the POWERLINK operations.

The bug is planned to be fixed as part of dualprocshm optimization.
@zelenkaj zelenkaj added Bug TODO and removed Bug labels Jun 21, 2016
@zelenkaj zelenkaj added this to the V2.5.0-rc1 milestone Jun 21, 2016
@zelenkaj zelenkaj modified the milestones: V2.5.1-rc1, V2.5.0-rc1 Sep 29, 2016
@zelenkaj zelenkaj modified the milestones: V2.5.1-rc1, V2.6.0-rc1 Nov 3, 2016
@zelenkaj zelenkaj removed this from the V2.6.0-rc1 milestone Mar 10, 2017
@seissw seissw added this to the V2.7.0-rc1 milestone Jun 9, 2017
@seissw seissw removed this from the V2.7.0-rc1 milestone Aug 28, 2017
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees

@powerlink-team-kalycito powerlink-team-kalycito

Labels
TODO
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
4 participants
@seissw @gauravks @zelenkaj @powerlink-team-kalycito