Skip to content

Multi-Ported Method For Verilog Implementation #303

Answered by quark17
dz333 asked this question in Q&A
Discussion options

You must be logged in to vote

This feature is called "multiplicity". It has been in BSC since the very beginning, but is probably only ever used for the RegFile primitives. It's quite possible that a better feature / methodology could be thought up now. (For example, folks at MIT explored features such as "Performance Guarantees" that would cause the compiler to duplicate ports as necessary, although that was for user-written code, where the method definition could be duplicated.)

The multiplicity can be specified with brackets in the BH/Classic import statement. For example, here is a line from an import in RegFile.bs, where the multiplicity of 5 is specified:

        sub[5] = "ADDR" "D_OUT";

My sense was that the B…

Replies: 1 comment 1 reply

Comment options

You must be logged in to vote
1 reply
@dz333
Comment options

Answer selected by quark17
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Category
Q&A
Labels
None yet
2 participants