Skip to content

Latest commit

 

History

History
4 lines (3 loc) · 500 Bytes

README.md

File metadata and controls

4 lines (3 loc) · 500 Bytes

RISC Machine

As part of an Introduction to Microcomputers course, I was required to design my own Reduced Instruction Set Computer. Using Verilog, I created all necessary components such as the datapath, ALU, Memory etc. I wrote exhaustive unit tests and debugged the machine by analyzing key signals produced by several components. As a result, the machine was able to carry out various ARM instructions and ranked as the 11th fastest on a standard benchmark against 120+ machines in my cohort.